B. Parhami, Computer Architecture: From Microprocessors to Supercomputers, Oxford Univ. Press, New York, (ISBN X, +xix pages, By Behrooz Parhami. No cover Computer Architecture: From Microprocessors to Supercomputers provides a Part II discusses instruction-set architecture. Computer architecture: from microprocessors to supercomputers / Behrooz Parhami. Author. Parhami, Behrooz. Published. New York: Oxford University Press.
|Published (Last):||26 June 2015|
|PDF File Size:||18.83 Mb|
|ePub File Size:||13.88 Mb|
|Price:||Free* [*Free Regsitration Required]|
The world of computer architecture in flexible, lecture-sized chapters. From Microprocessors to Supercomputers provides a comprehensive introduction behdooz this thriving and exciting field. Emphasizing both underlying theory and actual designs, the book covers a wide array of topics and links computer architecture to other subfields of computing.
The material is presented in lecture-sized chapters that make it easy for students to understand the relationships between various topics and to see the “big picture. The text is divided into seven parts, each containing four chapters. Part I provides context and reviews prerequisite topics including digital computer technology and computer system performance.
Part II discusses instruction-set architecture. The next two parts cover the central processing unit. Part V deals with the memory system. From Microprocessors to Supercomputers is designed for introductory courses and is suitable for students majoring in electrical engineering, computer science, or computer engineering.
Computer Architecture: From Microprocessors to Supercomputers by Behrooz Parhami
BL Visit the companion website at: He has written several textbooks, including Computer Arithmetic OUP,and more than research papers. He is a member of the Association for Computing Machinery ACMand a distinguished member of the Informatics Society of Iran, for which he served as a founding member and the first president. Oxford University Press is a department of the University of Oxford. It furthers the University’s objective of excellence in research, scholarship, and education by publishing worldwide.
US Higher Education Not for profit. Skip to main content. Go directly to our online catalogue.
Microproecssors Send feedback Also available as: Ebook This title is available as an ebook from RedShelf.
Combinational Digital Circuits 1. Signals, Logic Operators, and Gates 1. Boolean Functions and Expressions 1. Designing Gate Networks 1. Useful Combinational Parts 1.
Computer Architecture – Hardcover – Behrooz Parhami – Oxford University Press
Programmable Combinational Parts 1. Timing and Circuit Considerations 2. Digital Circuits with Memory 2. Latches, Flip-Flops, and Registers 2. Designing Sequential Circuits 2. Useful Sequential Parts 2. Programmable Sequential Parts 2. Clocks and Timing of Events 3.
Computer System Technology 3. From Components to Applications 3. Computer Systems and Their Parts 3. Generations of Progress 3. Processor and Memory Technologies 3. Software Systems and Applications 4.
Defining Computer Performance 4. Performance Enhancement and Amdahl’s Law 4. Reporting Computer Performance 4. Instructions and Addressing 5.
Abstract View of Hardware 5.
Simple Arithmetic and Logic Instructions 5. Load and Store Instructions 5. Jump and Branch Instructions 5. Procedures and Data 6. Simple Procedure Calls 6. Using the Stack for Data Storage 6.
Parameters and Results 6. Arrays and Pointers 6.
Computer Architecture: From Microprocessors to Supercomputers
Assembly Language Programs 7. Machine and Assembly Languages 7. Linking and Loading 7. Running Assembler Programs 8. Alternative Addressing Modes 8. Variations in Instruction Formats 8. Instruction Set Design and Evolution 8. Positional Number Systems 9. Digit Sets and Encodings 9.
Adders and Simple ALUs Carry Propagation Networks Counting and Incrementation Design of Fast Adders Logic and Shift Operations Multipliers and Dividers Special Values and Exceptions Other Floating-Point Operations Instruction Execution Steps A Small Set of Instructions The Instruction Execution Unit A Single-Cycle Data Path Branching and Jumping Deriving the Control Signals Performance of the Single-Cycle Design Control Unit Synthesis A Multicycle Implementation Clock Cycle and Control Signals The Control State Machine Performance of the Multicycle Design Dealing with Exceptions Pipelined Data Paths Pipeline Stalls or Bubbles Pipeline Timing and Performance Pipelined Data Path Design Pipeline Performance Limits Data Dependencies and Hazards Pipeline Branch Hazards Main Memory Concepts Hitting the Memory Wall Pipelined and Interleaved Memory The Need for a Memory Hierarchy Cache Memory Organization The Need for a Cache What Makes a Cache Work?
Cache and Main Memory Improving Cache Performance Mass Memory Concepts